eBooks-it.org Logo
eBooks-IT.org Inner Image

Pipelined Multiprocessor System-on-Chip for Multimedia

Pipelined Multiprocessor System-on-Chip for Multimedia Image

Book Details:

Publisher:Springer
Series: Springer
Author:Sri Parameswaran
Edition:1
ISBN-10:331901112X
ISBN-13:9783319011127
Pages:174
Published:Dec 09 2013
Posted:Nov 19 2014
Language:English
Book format:PDF
Book size:4.48 MB

Book Description:

This book describes analytical models and estimation methods to enhance performance estimation of pipelined multiprocessor systems-on-chip (MPSoCs). A framework is introduced for both design-time and run-time optimizations. For design space exploration, several algorithms are presented to minimize the area footprint of a pipelined MPSoC under a latency or a throughput constraint. A novel adaptive pipelined MPSoC architecture is described, where idle processors are transitioned into low-power states at run-time to reduce energy consumption. Multi-mode pipelined MPSoCs are introduced, where multiple pipelined MPSoCs optimized separately are merged into a single pipelined MPSoC, enabling further reduction of the area footprint by sharing the processors and communication buffers. Readers will benefit from the authors combined use of analytical models, estimation methods and exploration algorithms and will be enabled to explore billions of design points in a few minutes.

Download Link:

Related Books:

Introduction to Open Core Protocol

Fastpath to System-on-Chip Design
Introduction to Open Core Protocol Image
This book introduces Open Core Protocol (OCP) not as a conventional hardware communications protocol but as a meta-protocol: a means for describing and capturing the communications requirements of an IP core, and mapping them to a specific set of signals with known semantics. Readers will learn the capabilities of OCP as a semiconductor hardware interface specification that allows different System-On-Chip (SoC) cores to communicate. The OCP methodology presented enables intellectual property designers to design core interfaces in standard ways. This facilitates reusing OCP-compliant cores across multiple SoC designs which, in turn, drastically reduces design times, support costs, and overall cost for electronics/SoCs....

System Level Design of Reconfigurable Systems-on-Chip

System Level Design of Reconfigurable Systems-on-Chip Image
Describes in a consolidated way the results of a three-year research project, during which researchers from leading european industrial companies and research institutes have been working together. Contributors come from academia and industry, such companies as INTRACOM, VTT and Nokia being represented Proposes brand new approaches based on SystemC and OCAPI-XL that explicitly handle issues related to reconfiguration at the system level Introduces a design flow for designing reconfigurable systems-on-chip Provides a comprehensive introduction to reconfigurable hardware and existing reconfigurable technologies Presents examples on how reconfigurable hardware can be exploited for the development of complex systems Provides useful feedback from the appl...

Error Control for Network-on-Chip Links

Error Control for Network-on-Chip Links Image
This book provides readers with a comprehensive review of the state of the art in error control for Network on Chip (NOC) links. Coverage includes detailed description of key issues in NOC error control faced by circuit and system designers, as well as practical error control techniques to minimize the impact of these errors on system performance....



2007 - 2018 © eBooks-IT.org